

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
22 May 2003 (22.05.2003)

PCT

(10) International Publication Number
WO 03/043061 A1

(51) International Patent Classification⁷: **H01L 21/00**,
H01J 37/32

(21) International Application Number: PCT/US02/36557

(22) International Filing Date:
13 November 2002 (13.11.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/338,034 13 November 2001 (13.11.2001) US

(71) Applicant: **LAM RESEARCH** [US/US]; 4650 Cushing
Parkway, Fremont, CA 94538-6470 (US).

(72) Inventors: **DHINSA, Rajinder**; 3670 Rollingside Drive,
San Jose, CA 95148 (US). **KADKHODAYAN, Bobby**;
4328 Howe Street #7, Oakland, CA 94611 (US).

(74) Agents: **RITCHIE, David, B.** et al.; Thelen Reid & Priest
LLP, P.O. Box 640640, San Jose, CA 95110 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE,
SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ,
VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments

[Continued on next page]

(54) Title: APPARATUS AND METHOD FOR IMPROVING ETCH RATE UNIFORMITY



(57) Abstract: An etching apparatus has a chamber enclosing a first electrode, a second electrode, confinement rings, a focus ring, and a shield. The first electrode is coupled to a source of a fixed potential. The second electrode is coupled to a dual frequency RF power source. The confinement rings are disposed between the first electrode and the second electrode. The chamber is formed of an electrically conductive material coupled to the source. The focus ring substantially encircles the second electrode and electrically insulates the second electrode. The shield substantially encircles the focus ring. The distance between an edge of the second electrode and an edge of the shield is at least less than the distance between the edge of the second electrode and an edge of the first electrode. The shield is formed of an electrically conductive material coupled to the source of fixed potential.

WO 03/043061 A1

WO 03/043061 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

SPECIFICATION

TITLE OF INVENTION

APPARATUS AND METHOD FOR IMPROVING ETCH RATE UNIFORMITY

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This application claims the benefit of provisional U.S. Patent Application Serial No. 60/338,034 filed on November 13, 2001 in the names of the same inventors.

FIELD OF THE INVENTION

[0002] The present invention relates to substrate supports. More particularly, the present invention relates to a method and apparatus for achieving uniform plasma distribution above a substrate during plasma processing.

BACKGROUND OF THE INVENTION

[0003] A typical plasma etching apparatus comprises a reactor in which there is a chamber through which reactive gas or gases flow. Within the chamber, the gases are ionized into a plasma, typically by radio frequency energy. The highly reactive ions of the plasma gas are able to react with material, such as a polymer mask on a surface of a semiconductor wafer being processed into Integrated Circuits (IC's). Prior to etching, the wafer is placed in the chamber and held in proper position by a chuck or holder which exposes a top surface of the wafer to the plasma gas. There are several types of chucks known in the art. The chuck provides an isothermal surface and serves as a heat sink for the wafer. In one type, a semiconductor wafer is held in place for etching by mechanical clamping means. In another type of chuck, a semiconductor wafer is held in place by electrostatic force generated by an electric field between the chuck and wafer. The present invention is applicable to both types of chucks.

[0004] In semiconductor processing, the etch or deposition rate uniformity across the wafer during each process directly affects the device yield. This has become one of the main qualifying requirements for a process reactor and hence is considered a very important parameter during its design and development. With each increase in the size

Docket No. LAM-P0897 PCT

of wafer diameter, the problem of ensuring uniformity of each batch of ICs from larger and larger wafers becomes more difficult. For instance, with the increase from 200mm to 300mm in wafer size and smaller size per wafer, the edge exclusion shrinks to, for example, 2mm. Thus maintaining uniform etch rate, profile, and critical dimensions all the way up to 2mm from the edge of the wafer has become very important.

[0005] In a plasma etch reactor, the uniformity of etch parameters' (etch rate, profile, CD, etc.) is affected by several parameters. Maintaining uniform plasma discharge and hence plasma chemistry above the wafer has become very critical to improve the uniformity. Many attempts have been conceived to improve the uniformity of the wafer by manipulating the gas flow injection through the showerhead, modifying the design of the showerhead, and placing edge rings around the wafer.

[0006] The problem in a capacitively-coupled etching reactor having electrodes of different sizes is the lack of uniform RF coupling especially around the edge of a wafer. FIG. 1 illustrates a conventional capacitively-coupled plasma processing chamber 100, representing an exemplary plasma processing chamber of the types typically employed to etch a substrate. Referring now to FIG. 1, a chuck 102, representing the workpiece holder on which a substrate, such as a wafer 104, is positioned during etching. The chuck 102 may be implemented by any suitable chucking technique, e.g., electrostatic, mechanical, clamping, vacuum, or the like. During etching, the chuck 102 is typically supplied with dual RF frequencies (a low frequency and high frequency), for example 2Mhz and 27 Mhz, simultaneously during etching by a dual frequency source 106.

[0007] An upper electrode 108 is located above the wafer 104. The upper electrode 108 is grounded. FIG. 1 illustrates an etching reactor where the surface of the upper electrode 102 is larger than the surface of the chuck 102 and the wafer 104. During etching, plasma 110 is formed from etchant source gas supplied via a gas line 112 and pumped out through an exhaust line 114.

Docket No. LAM-P0897 PCT

[0008] Confinement rings 116 may be placed between the upper electrode 108 and a bottom electrode, such as the chuck 102 in FIG. 2. In general, confinement rings 116 help confine the etching plasma 110 to the region above the wafer 104 to improve process control and to ensure repeatability.

[0009] When RF power is supplied to chuck 102 from RF power source 106, equipotential field lines are set up over wafer 104. The equipotential field lines are the electric field lines across the plasma sheath that is between wafer 104 and the plasma 110. During plasma processing, the positive ions accelerate across the equipotential field lines to impinge on the surface of wafer 104, thereby providing the desired etch effect, such as improving etch directionality. Due to the geometry of the upper electrode 108 and the chuck 102, the field lines may not be uniform across the wafer surface and may vary significantly at the edge of the wafer 104. Accordingly, a focus ring 118 is typically provided to improve process uniformity across the entire wafer surface. With reference to FIG. 2, wafer 104 is shown disposed within a focus ring 118, which may be formed of a suitable dielectric material such as ceramic, quartz, plastic, or the like. Thus the presence of the focus ring 118 allows the equipotential field lines to be disposed substantially uniformly over the entire surface of the wafer 104.

[0010] An electrically conductive shield 120 substantially encircles the focus ring 118. The electrically conductive shield 120 is configured to be substantially grounded within the plasma processing chamber. The shield 120 prevents the presence of unwanted equipotential field lines outside of focus ring 118.

[0011] Because the upper electrode 108 is larger than the bottom electrode 104, the path traveled by the RF current between the wafer 104 and the top electrode 108 increases especially at the edge of the wafer 104. Thus, the etch rate on the wafer 104 drops at the outer edge of the wafer 104 resulting in a less uniformly etched wafer.

[0012] Accordingly, a need exists for a method and apparatus for improving the plasma discharge uniformity above the wafer. A primary purpose of the present invention is to solve these needs and provide further, related advantages.

Docket No. LAM-P0897 PCT

BRIEF DESCRIPTION OF THE INVENTION

[0013] An etching apparatus has a chamber enclosing a first electrode, a second electrode, confinement rings, a focus ring, and a shield. The first electrode is coupled to a source of a fixed potential. The second electrode is coupled to a dual frequency RF power source. The confinement rings are disposed between the first electrode and the second electrode. The chamber is formed of an electrically conductive material coupled to the source. The focus ring substantially encircles the second electrode and electrically insulates the second electrode. The shield substantially encircles the focus ring. The distance between an edge of the second electrode and an edge of the shield is at least less than the distance between the edge of the second electrode and an edge of the first electrode. The shield is formed of an electrically conductive material coupled to the source of fixed potential.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] The accompanying drawings, which are incorporated into and constitute a part of this specification, illustrate one or more embodiments of the present invention and, together with the detailed description, serve to explain the principles and implementations of the invention.

[0015] In the drawings:

FIG. 1 is a schematic diagram of an etching apparatus in accordance to a prior art.

FIG. 2 is a schematic diagram of an etching apparatus in accordance with a specific embodiment of the present invention.

FIG. 3 is a schematic diagram of an etching apparatus in accordance with another specific embodiment of the present invention.

FIG. 4 is a graph comparing etch rates achieved in accordance with the prior art with etch rates achieved in accordance with one embodiment of the present invention.

FIG. 5 is a flow diagram illustrating a method for improving etch rate uniformity in accordance with one embodiment of the present invention.

Docket No. LAM-P0897.PCT

DETAILED DESCRIPTION

[0016] Embodiments of the present invention are described herein in the context of an etch rate uniformity improvement in a dual frequency plasma etch reactor. Those of ordinary skill in the art will realize that the following detailed description of the present invention is illustrative only and is not intended to be in any way limiting. Other embodiments of the present invention will readily suggest themselves to such skilled persons having the benefit of this disclosure. Reference will now be made in detail to implementations of the present invention as illustrated in the accompanying drawings. The same reference indicators will be used throughout the drawings and the following detailed description to refer to the same or like parts.

[0017] In the interest of clarity, not all of the routine features of the implementations described herein are shown and described. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application- and business-related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

[0018] FIG. 2 illustrates a capacitively-coupled plasma processing chamber 200, representing an exemplary plasma processing chamber of the types typically employed to etch a substrate. Referring now to FIG. 2, a chuck 202, representing the workpiece holder on which a substrate, such as a wafer 204, is positioned during etching. The chuck 202 may be implemented by any suitable chucking technique, e.g., electrostatic, mechanical, clamping, vacuum, or the like. During etching, the chuck 202 is typically supplied with dual RF frequencies, for example 2Mhz and 27 Mhz, simultaneously during etching by a dual frequency source 206.

[0019] An upper electrode 208 is located above the wafer 204. The upper electrode 208 may be grounded (as in the case of FIG. 2) or may be powered by another

Docket No. LAM-P0897 PCT

RF power source during etching. If the upper electrode 208 is powered, it may be insulated from the remainder of the reactor to isolate the upper electrode 208 from ground. FIG. 2 illustrates an etching reactor where the surface of the upper electrode 202 is larger than the surface of the chuck 202. During etching, plasma 210 is formed from etchant source gas supplied via a gas line 212 and pumped out through an exhaust line 214.

[0020] Confinement rings 216 may be placed between the upper electrode 208 and a bottom electrode, such as the chuck 202 in FIG. 2. In general, confinement rings 216 help confine the etching plasma 210 to the region above the wafer 204 to improve process control and to ensure repeatability. Although only three confinement rings 216 are shown in the example of FIG. 2, it should be understood that any number of confinement rings may be provided.

[0021] When RF power is supplied to chuck 202 from dual RF power source 206, equipotential field lines (electric field lines across the plasma sheath which is between wafer 204 and the plasma 210) are set up over wafer 204. During plasma processing, the positive ions accelerate across the equipotential field lines to impinge on the surface of wafer 204, thereby providing the desired etch effect, such as improving etch directionality. Due to the geometry of the upper electrode 208 and the chuck 202, the field lines may not be uniform across the wafer surface and may vary significantly at the edge of the wafer 204. Accordingly, a focus ring 218 is typically provided to improve process uniformity across the entire wafer surface. With reference to FIG. 2, wafer 204 is shown disposed within a focus ring 218, which may be formed of a suitable dielectric material such as ceramic, quartz, plastic, or the like. Thus, by substantially encircling the wafer 204 and the chuck 202 with the focus ring 218, the equipotential field lines are disposed substantially uniformly over the entire surface of the wafer 204.

[0022] An electrically conductive shield 220 substantially encircles the focus ring 218. The electrically conductive shield 220 is configured to be substantially grounded within the plasma processing chamber. The shield 220 prevents the presence of

Docket No. LAM-P0897 PCT

unwanted equipotential field lines outside of focus ring 218 and provides desired directionality of the equipotential field lines.

[0023] To enhance the RF coupling around the wafer edge, and thereby improve the wafer edge uniformity, the ground return provided by the shield 220 is brought closer to the edge of wafer 204 and thus the outer edge of the chuck 202, such that the distance between the edge of the chuck 202 and the edge of the shield 220 is at least less than the distance between the edge of the upper electrode 208 and the edge of the chuck 202. Thus, the shield 220 provides a preferred ground return path for the current out of the edge of the chuck 202 and wafer 204.

[0024] FIG. 3 illustrates another embodiment of a capacitively-coupled plasma processing chamber 300. Referring now to FIG. 3, a chuck 302, representing the workpiece holder on which a substrate, such as a wafer 304, is positioned during etching. The chuck 302 may be implemented by any suitable chucking technique, e.g., electrostatic, mechanical, clamping, vacuum, or the like. During etching, the chuck 302 is typically supplied with dual RF frequencies, for example 2Mhz and 27 Mhz, simultaneously during etching by a dual frequency source 306.

[0025] An upper electrode 308 is located above the wafer 304. The upper electrode 308 may be grounded as in the case of FIG. 3. FIG. 3 illustrates an etching reactor where the surface of the upper electrode 302 is larger than the surface of the chuck 302. During etching, plasma 310 is formed from etchant source gas supplied via a gas line 312 and pumped out through an exhaust line 314.

[0026] Confinement rings 316 may be placed between the upper electrode 308 and a bottom electrode, such as the chuck 302 in FIG. 3. In general, confinement rings 316 help confine the etching plasma 310 to the region above the wafer 304 to improve process control and to ensure repeatability. Although only three confinement rings 316 are shown in the example of FIG. 3, it should be understood that any number of confinement rings may be provided.

Docket No. LAM-P0897 PCT

[0027] When RF power is supplied to chuck 302 from RF power source 306, equipotential field lines are set up over wafer 304. During plasma processing, the positive ions accelerate across the equipotential field lines to impinge on the surface of wafer 304, thereby providing the desired etch effect, such as improving etch directionality. Due to the geometry of the upper electrode 308 and the chuck 302, the field lines may not be uniform across the wafer surface and may vary significantly at the edge of the wafer 304. Accordingly, a focus ring 318 is typically provided to improve process uniformity across the entire wafer surface. With reference to FIG. 3, wafer 304 is shown disposed within a focus ring 318, which may be formed of a suitable dielectric material such as ceramic, quartz, plastic, or the like. Thus, the presence of the focus ring 318 allows the equipotential field lines to be disposed substantially uniformly over the entire surface of the wafer 304.

[0028] An electrically conductive shield 320 substantially encircles the focus ring 318. The electrically conductive shield 320 is configured to be substantially grounded within the plasma processing chamber. The shield 320 prevents the presence of unwanted equipotential field lines outside of focus ring 318.

[0029] To enhance the RF coupling around the wafer edge, and thereby improve the wafer edge uniformity, the ground return path provided by the shield 320 is brought closer to the wafer edge and spaced with the dielectric focus ring 318 as illustrated in FIG. 3. The shield 320 may, for example, be in the shape of a tube substantially encircling the focus ring 318. The electrically conductive shield 320 may include, for example, aluminum. In order to bring the electrically conductive shield 320 closer to the edge of the wafer 304, the shield 320 may be coated with a layer of silicon 322. The layer of silicon coating 322 may also partially extend and coat over the dielectric focus ring 318 as shown in FIG. 3. The distance between the inner edge of the silicon coat 322 and the edge of the wafer 304 is at least less than the distance between the edge of the upper electrode 308 and the edge of the chuck 302. The dielectric focus ring 318 electrically insulates the wafer and the silicon coat 322.

Docket No. LAM-P0897 PCT

[0030] FIG. 4 is a graph comparing etch rates achieved in accordance with the prior art with etch rates achieved in accordance with the present invention. A 15 millimeter Quartz focus ring is used as an insulator between the edge of a wafer and the Silicon coated Aluminum ground shield. Tests generating the graph in FIG. 4 were conducted in a capacitively-coupled chamber with 1.35cm gap between flat electrodes. Blanket Oxide wafers have been etched to check the uniformity. Plot line 402 was generated in a conventional plasma etch reactor in accordance with a prior art. Plot line 404 was generated in a plasma etch reactor using the presently-claimed configuration.

[0031] As illustrated in FIG. 4, etch rate uniformity improved significantly using the presently-claimed configuration over the conventional configuration. The graph of FIG. 4 thus illustrates a more uniform etch rate across the wafer, especially at the edge of the wafer, using the presently-claimed configuration yielding a more uniform processed wafer.

[0032] FIG. 5 illustrates a method for improving etch rate uniformity in a plasma etching apparatus having a top electrode and a bottom electrode in accordance with one embodiment of the present invention. At 502, an electrically insulating ring, or a focus ring, is placed around the edge of the bottom electrode. The bottom electrode may support a wafer and may be coupled to a dual frequency RF power source. At 504, a grounded shield is placed around the electrically insulating ring and substantially encircles both the electrically insulating ring and the bottom electrode. The distance between an edge of the bottom electrode or the wafer and an edge of the grounded shield is at least less than the distance between an edge of the bottom electrode or the wafer and an edge of the top electrode. In accordance with another embodiment of the present invention, the distance between the grounded shield and the top electrode may also be adjusted at 506. The etch rate uniformity across the wafer may be further optimized by adjusting the distance between the grounded shield and the top electrode at 506.

[0033] While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art having the benefit of this disclosure that many more modifications than mentioned above are possible without

Docket No. LAM-P0897 PCT

departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.

Docket No. LAM-P0897 PCT

CLAIMS

What is claimed is:

1. An etching apparatus comprising:
 - a first electrode coupled to a source of a fixed potential;
 - a second electrode coupled to a dual frequency RF power source;
 - a plurality of confinement rings disposed between said first electrode and said second electrode;
 - a chamber enclosing said first electrode, said second electrode, and said plurality of confinement rings, said chamber formed of an electrically conductive material coupled to said source of said fixed potential;
 - a focus ring substantially encircling said second electrode and electrically insulating said second electrode; and
 - a shield substantially encircling said focus ring, the distance between an edge of said second electrode and an edge of said shield being at least less than the distance between said edge of said second electrode and an edge of said first electrode, said shield formed of an electrically conductive material coupled to said source of said fixed potential.
2. The etching apparatus of claim 1 wherein said second electrode supports a wafer.
3. The etching apparatus of claim 1 wherein said focus ring includes quartz.
4. The etching apparatus of claim 1 wherein said shield includes aluminum.
5. The etching apparatus of claim 4 further comprising a silicon layer coated on said shield.
6. The etching apparatus of claim 5 wherein said silicon layer partially inwardly extends over said focus ring.
7. The etching apparatus of claim 1 wherein the surface of said first electrode is larger than the surface of said second electrode.

Docket No. LAM-P0897 PCT

8. A method for improving etch rate uniformity in a plasma etching apparatus having a top electrode and a bottom electrode, the method comprising:
 - placing an electrically insulating ring around the edge of the bottom electrode coupled to a dual frequency RF power source; and
 - placing a grounded shield around said electrically insulating ring, the distance between an edge of said bottom electrode and an edge of said grounded shield being at least less than the distance between an edge of said bottom electrode and an edge of the top electrode.
9. The method of claim 8 further comprising:
 - adjusting the distance between said edge of said grounded shield and said edge of the top electrode.




FIG. 1 - PRIOR ART




FIG. 2




FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 02/36557

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L21/00 H01J37/32

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L H01J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 998 932 A (LENZ ERIC H) 7 December 1999 (1999-12-07) the whole document ---	1-7
X	US 4 632 719 A (CHOW ROBERT ET AL) 30 December 1986 (1986-12-30) the whole document ---	8,9
X	US 6 178 919 B1 (LI LUMIN ET AL) 30 January 2001 (2001-01-30) the whole document ---	1,8
X	US 5 942 042 A (GOGH JAMES VAN) 24 August 1999 (1999-08-24) abstract; claims; figures ---	1,3,7,8
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *8* document member of the same patent family

Date of the actual completion of the international search

31 March 2003

Date of mailing of the international search report

08/04/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5616 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Hamdani, F

INTERNATIONAL SEARCH REPORT

 Inter. Application No
 PCT/US 02/36557

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 392 932 A (HARRA DAVID J) 12 July 1983 (1983-07-12) the whole document ---	8
X	US 4 954 201 A (LATZ RUDOLF ET AL) 4 September 1990 (1990-09-04) abstract; claims; figures ---	8
X	US 5 292 399 A (LEE TERRANCE Y ET AL) 8 March 1994 (1994-03-08) abstract; claims; figures ---	8
X	US 6 074 488 A (GRIMARD DENNIS S ET AL) 13 June 2000 (2000-06-13) abstract; claims; figures ---	8
X	EP 0 660 499 A (IBM) 28 June 1995 (1995-06-28) abstract; claims; figures ---	8
X	EP 0 665 575 A (APPLIED MATERIALS INC) 2 August 1995 (1995-08-02) abstract; claims; figures ---	8
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 231 (E-527), 28 July 1987 (1987-07-28) & JP 62 047131 A (NEC CORP), 28 February 1987 (1987-02-28) abstract ---	1,8
A	US 5 534 751 A (LENZ ERIC HOWARD ET AL) 9 July 1996 (1996-07-09) abstract; claims; figures ---	1,8
A	WO 99 14788 A (APPLIED MATERIALS INC) 25 March 1999 (1999-03-25) abstract; claims; figures -----	1,5,8

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 02/36557

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5998932	A	07-12-1999	AU 4582499 A	17-01-2000
			DE 69903032 D1	24-10-2002
			DE 69903032 T2	30-01-2003
			EP 1088332 A2	04-04-2001
			JP 2002519860 T	02-07-2002
			TW 419932 B	21-01-2001
			WO 0000992 A2	06-01-2000
US 4632719	A	30-12-1986	CA 1255815 A1	13-06-1989
			DE 3677299 D1	07-03-1991
			EP 0215679 A2	25-03-1987
			JP 62065423 A	24-03-1987
			KR 9410506 B1	24-10-1994
US 6178919	B1	30-01-2001	EP 1149403 A1	31-10-2001
			JP 2002533949 T	08-10-2002
			TW 443078 B	23-06-2001
			WO 0039837 A1	06-07-2000
			US 2001000104 A1	05-04-2001
US 5942042	A	24-08-1999	EP 1012869 A1	28-06-2000
			JP 2002502550 T	22-01-2002
			TW 451307 B	21-08-2001
			WO 9853482 A1	26-11-1998
US 4392932	A	12-07-1983	NONE	
US 4954201	A	04-09-1990	DE 3835153 A1	26-04-1990
US 5292399	A	08-03-1994	NONE	
US 6074488	A	13-06-2000	JP 2001516967 T	02-10-2001
			WO 9914796 A1	25-03-1999
EP 0660499	A	28-06-1995	US 5463525 A	31-10-1995
			DE 69410765 D1	09-07-1998
			DE 69410765 T2	18-02-1999
			EP 0660499 A1	28-06-1995
			JP 2610112 B2	14-05-1997
			JP 7201959 A	04-08-1995
			US RE37580 E1	12-03-2002
			US 5612851 A	18-03-1997
EP 0665575	A	02-08-1995	US 5573596 A	12-11-1996
			EP 0665575 A1	02-08-1995
			JP 8051101 A	20-02-1996
JP 62047131	A	28-02-1987	NONE	
US 5534751	A	09-07-1996	CN 1148105 A ,B	23-04-1997
			DE 69622096 D1	08-08-2002
			DE 69622096 T2	27-02-2003
			EP 0753881 A1	15-01-1997
			ES 2179160 T3	16-01-2003
			IL 118342 A	21-11-2000
			JP 2963392 B2	18-10-1999
			JP 9027396 A	28-01-1997

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inten isal Application No

PCT/US 02/36557

Patent document cited in search report	Publication date	Patent family member(s)	Publication date	
WO 9914788	A	25-03-1999	JP 2001516948 T	02-10-2001
			TW 401606 B	11-08-2000
			WO 9914788 A1	25-03-1999
			US 6284093 B1	04-09-2001
			US 2002066531 A1	06-06-2002
<hr/>				

THIS PAGE BLANK (USPTO)